

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/945,495	08/30/2001	Fernando Gonzalez	303.776US1	3528
75	90 05/29/2003			
Schwegman, Lundberg, Woessner & Kluth, P.A. Attn: Daniel J. Kluth P.O. Box 2938			EXAMINER	
			OWENS, DOUGLAS W	
Minneapolis, MN 55402		ART UNIT	PAPER NUMBER	
			2811	/
			DATE MAILED: 05/29/2003	\mathcal{Q}

Please find below and/or attached an Office communication concerning this application or proceeding.

	•	Application No.	Appeant(s)			
		09/945,495	GONZALEZ, FERNANDO			
	Office Action Summary	Examiner	Art Unit			
		Douglas W Owens	2811			
Period fo	The MAILING DATE of this communication app	pears on the cover	sheet with the correspondence address			
A SHO THE N - Exten after: - If the - If NO - Failur - Any re	DRTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period verified for reply within the set or extended period for reply will, by statute sply received by the Office later than three months after the mailing d patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, howevery within the statutory minim will apply and will expire SI . cause the application to b	er, may a reply be timely filed num of thirty (30) days will be considered timely. X (6) MONTHS from the mailing date of this communication.			
1)🖂	Responsive to communication(s) filed on 24 F	ebruary 2003 .				
2a)□						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims						
4)🖾	Claim(s) 33-62 is/are pending in the applicatio	n.				
4	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	5) Claim(s) is/are allowed.					
6)⊠	6)⊠ Claim(s) <u>33,34,36-41,43,44,46-55,58,61 and 62</u> is/are rejected.					
7)⊠	Claim(s) <u>35,42,45,56,57,59 and 60</u> is/are objec	cted to.				
8)	Claim(s) are subject to restriction and/or	r election requirem	ent.			
Application	on Papers					
9)⊠ Т	he specification is objected to by the Examine	r.				
10)⊠ T	he drawing(s) filed on <u>30 August 2001</u> is/are: a	a) accepted or b)	ceil objected to by the Examiner.			
	Applicant may not request that any objection to the					
11)☐ The proposed drawing correction filed on is: a)☐ approved b)☐ disapproved by the Examiner.						
40.	If approved, corrected drawings are required in rep		n.			
	he oath or declaration is objected to by the Exa	aminer.				
Priority u	nder 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a)[a) All b) Some * c) None of:					
•	 Certified copies of the priority documents 	s have been receive	ed.			
7	2. Certified copies of the priority documents have been received in Application No					
	3. Copies of the certified copies of the prior application from the International Buree the attached detailed Office action for a list of the a	eau (PCT Rule 17	2(a)).			
14) 🗌 Ad	cknowledgment is made of a claim for domestic	priority under 35	J.S.C. § 119(e) (to a provisional application).			
	☐ The translation of the foreign language procknowledgment is made of a claim for domestic					
Attachment(s)					
2) Notice 3) Inform	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s) 3.	5) 🔲 N	terview Summary (PTO-413) Paper No(s) otice of Informal Patent Application (PTO-152) ther:			
S. Patent and Tra TO-326 (Rev.		tion Summary	Part of Paper No. 6			

Art Unit: 2811

DETAILED ACTION

Page 2

Election/Restrictions

1. Applicant's election with traverse of the species of claims 43 – 49 in Paper No. 5 is acknowledged. The traversal is on the ground(s) that only claims 22 – 25 and 33 – 49 are addressed in the body of the restriction requirement. The Applicant further argues that reference to figures for patentably distinct species is improper because a single figure can illustrate patentably distinct species. This is not found persuasive because the arguments are mute since the method claims have been canceled. However, since it would not be a serious burden on the Examiner to search all of the remaining claims the species restriction with respect to the device has been withdrawn. Claims 33 – 62 remain in the application.

The requirement is still deemed proper and is therefore made FINAL.

Drawings

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the curvilinear bottom profile and the curvilinear epitaxial film, as required in claims 42 – 60 must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Application/Control Number: 09/945,495 Page 3

Art Unit: 2811

Specification

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Objections

4. Claims 40, 41, 48, 49 and 56 – 60 are objected to because of the following informalities:

Claim 41 recites the limitation, "...wherein the source **and** drain are bounded by a first STI structure..." (emphasis added). The word "and" should be replaced with "or", or the word "or" in line 5 should be replaced with "and". Claim 40 has the same problem in lines 4 and 6 of the claim.

The word "the" should be inserted between "wherein" and "substrate" in line 1 of claim 48.

With respect to claims 48 and 49, should "dimension" be replaced with "direction"?

Claim 56 requires that "...the recess is covered with a substantially curvilinear bottom profile including epitaxial semiconductive material..." The phrase should be changed to read something like; "...the recess is covered with an epitaxial semiconductive material, wherein said semiconductive material includes a substantially curvilinear profile..." It doesn't make sense to cover a recess with a curvilinear profile.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

Art Unit: 2811

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. Claims 39, 40, 48, 49, 50 – 55 and 58 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 39, 40, 48 and 49 require that the structure have a minimum photolithographic feature. The scope of the claim is not understood, since it is not known which portion of the structure has the minimum photolithographic feature, nor is it known what limits the size of the feature. Is this limited by the state of the art, requiring the structure to have some feature that is sub micron, or is this the minimum feature that will still provide isolation for the devices?

Claim 50 recites the limitation, "...a first shallow trench isolation (STI) structure disposed in the monocrystalline substrate, wherein the recess exposes at least a portion thereof." The scope of the claim is vague because it is not known if the recess exposes the substrate or the STI. Claims 51 – 55 depend from claim 50, so they are also indefinite.

Claims 55 and 58 require that the second STI structure is disposed in a direction parallel to the first STI. The scope of the claim cannot be determined since the term "parallel" cannot accurately describe a direction. It is similar to giving a tourist directions by saying that the Washington Monument is in a direction parallel to the Jefferson Memorial.

Art Unit: 2811

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 8. Claims 33, 34, 36, 37, 38, 41 are rejected under 35 U.S.C. 102(e) as being anticipated by US patent No. 6,239,465 to Nakagawa.

Regarding claim 33, Nakagawa teaches a vertical transistor (Fig. 5, for example), comprising:

a semiconductor substrate comprising an upper surface (Fig. 4D);

a recess disposed in the upper surface (between the STI structures (26)), wherein the recess contains a localized epitaxial semiconductor film (25; Col. 4, line 15) comprising more than three monolithic surfaces (Fig. 4G);

a gate dielectric (33) disposed over the epitaxial film; and an electrode (34) in the recess over the gate dielectric layer.

Regarding claim 34, Nakagawa teaches a transistor, wherein the electrode has an electrode upper surface that is below the substrate upper surface.

Regarding claim 36, Nakagawa teaches a transistor, wherein the gate dielectric layer is a thermal oxide (Col. 5, lines 38 – 42).

Page 5

Art Unit: 2811

Regarding claim 37, Nakagawa teaches a transistor, wherein the electrode is doped polysilicon (Col. 5, lines 42 - 44).

Regarding claim 38, Nakagawa teaches a transistor, wherein the substrate includes:

an N+ doped source (24; Col. 4, lines 47 – 49) and an N+ doped drain (28; Col. 5, line 25) disposed on opposite sides of the recess (top and bottom).

Regarding claim 41, Nakagawa teaches a vertical transistor, wherein the substrate includes:

an N+ doped source and N+ doped drain on opposite sides of the recess; wherein the source and drain are bounded by a first STI structure (26); wherein the source or drain is bounded by a second STI structure; wherein the recess is disposed in the substrate to first depth (to the source layer); and

wherein the STI structures are disposed in the substrate to a second depth, and wherein the second depth is greater than the first depth.

9. Claims 43, 44 and 46 are rejected under 35 U.S.C. 102(b) as being anticipated by Japanese Patent No. JP356058267A to Kato et al.

Regarding claim 43, Kato et al. teaches an electrical device comprising (Fig. 2, for example):

a substrate comprising an upper surface;

an active area disposed in the substrate comprising a source (204) and drain (201; See Abstract);

Art Unit: 2811

a recess disposed between the source and drain, wherein the recess comprises a substantially curvilinear bottom profile of epitaxial semiconductive material (202; See Abstract);

a gate dielectric layer (206) disposed over the epitaxial semiconductor material; and

an electrode (207) disposed over the gate layer.

Regarding claim 44, Kato et al. teaches an electrical device wherein the electrode has an upper surface that is below the substrate upper surface.

Regarding claim 46, Kato et al. teaches a silicon oxide gate dielectric (see abstract).

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 11. Claims 39, 40, 61 and 62 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakagawa.

Regarding claims 39 and 40, as far as indefinite claims can be understood,

Nakagawa teaches a vertical transistor, wherein the substrate includes:

an N+ doped source and an N+ doped drain disposed on opposite sides of the recess; and

Art Unit: 2811

wherein the source and drain are bounded in a first dimension by a first STI structure (26); and

wherein the source or the drain is bounded in a second dimension by a second STI structure.

Nakagawa does not teach an STI structure having a minimum photolithographic feature. The size of isolation structures is subject to optimization, since the size is a result effective variable. It would have been obvious to one of ordinary skill in the art to arrive at the optimal size of the STI through routine experimentation.

Regarding claim 61, Nakagawa teaches a memory system (Figs. 3 and 5 for example; Col. 2, lines 45 – 46) comprising:

an input/output circuit (Fig. 3, Word lines and bit lines);

a semiconductor substrate comprising an upper surface;

a recess disposed in the upper surface, wherein the recess contains an epitaxial semiconductor film comprising more than three monolithic surfaces;

a gate dielectric (33) disposed over the epitaxial semiconductor film; and an electrode (34) disposed in the recess over the gate dielectric layer.

Nakagawa does not explicitly teach a memory system coupled to a processor. It would have been obvious to one of ordinary skill in the art to couple the memory system taught by Nakagawa to a processor, since the purpose of the memory system is to hold data for processing.

Regarding claim 61, Nakagawa does not teach a system, wherein the processor is disposed in a clock, a television, a cell phone, a personal computer, an automobile,

Art Unit: 2811

an industrial control system and an aircraft. Nakagawa teaches that the memory system can be used for many purposes. The listed purposes are common uses of memory devices and processors. It would have been obvious for one of ordinary skill in the art to use the device in any of these uses since it is desirable to use the device make marketable and useful products. Additionally, This is considered a suggested use limitation and is not given any patentable weight. (See In re Casey, 370 F.2d 576, 152 USPQ 235 (CCPA 1967);In re Otto, 312 F.2d 937, 938, 136 USPQ 458, 459 (CCPA 1963))

12. Claim 47 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kato et al.

Regarding claim 47, Kato et al. teaches an aluminum electrode. Kato et al. does not teach a doped polysilicon electrode. It would have been obvious to one of ordinary skill in the art at the time the invention was made to use doped polysilicon for the electrode, since it is a known material that is well suited for the intended use. The selection of a known material based on its suitability for its intended use supported a *prima facie* obviousness determination in *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

13. Claims 48 and 49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kato et al. as applied to claim 43 above, and further in view of US patent No. 6,476,444 to Min.

Kato et al. teaches an electrical device, wherein the substrate includes:

Art Unit: 2811

an N+ doped source and N+ doped drain disposed on opposite sides of the recess (top and bottom).

Kato et al. does not teach a source and drain bounded in a first dimension by a first STI structure and bounded by a second STI structure in a second dimension. Min teaches an electrical device, wherein the substrate includes a source and drain bounded by a first and second STI in a first and second dimension. It would have been obvious to one of ordinary skill in the art to incorporate the teaching of Min into the device taught by Kato et al. since it is desirable to prevent unwanted shorting between adjacent active devices.

Neither Kato et al. nor Min teach an STI structure having a minimum photolithographic feature. The size of isolation structures is subject to optimization, since the size is a result effective variable. It would have been obvious to one of ordinary skill in the art to arrive at the optimal size of the STI through routine experimentation.

14. Claims 50 – 55 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kato et al. in view of US patent No. 6,476,444 to Min.

Regarding claim 50, Kato et al. teaches an electrical device comprising (Fig. 2, for example):

a semiconductor substrate including an upper surface;

an active layer disposed in the substrate including a source (204) and drain (201);

a recess between the source and drain:

Art Unit: 2811

wherein the recess includes a substantially curvilinear bottom profile comprising epitaxial semiconductor material (see abstract);

a gate dielectric layer (206) disposed over the epitaxial semiconductive material in the recess; and

an electrode (207) I the recess;

and wherein the recess exposes a portion of the substrate.

Kato et al. does not teach a monocrystalline substrate. Monocrystalline substrates are a well known substrate material that is commonly used in the art. It would have been obvious to one of ordinary skill in the art to use a monocrystalline substrate since it is a known material that is well suited for the intended use.

Kato et al. does not teach an STI structure in the substrate. Min teaches an electrical device including an STI structure (27) in the substrate. It would have been obvious to one of ordinary skill in the art to incorporate the STI taught by Min into the electrical device taught by Kato et al. since it is desirable to prevent unwanted shorting between adjacent active devices formed on a substrate.

Regarding claims 51 – 54, Kato et al. does not teach disposing the electrical device in a chip package, wherein the chip package is disposed in a host DRAM module disposed in an electronic system. This is considered a suggested use limitation and is not given any patentable weight. (See In re Casey, 370 F.2d 576, 152 USPQ 235 (CCPA 1967);In re Otto, 312 F.2d 937, 938, 136 USPQ 458, 459 (CCPA 1963)).

Regarding claim 55, Kato et al. does not teach an electrical device including a second STI disposed in the substrate in a direction parallel to the first STI. Min teaches

an electrical device including a second STI disposed in the substrate in a direction parallel to the first STI. It would have been obvious to one of ordinary skill in the art to incorporate the teaching of Min into the device taught by Kato et al. for reasons discussed above.

15. Claims 35, 42 and 45 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Douglas W Owens whose telephone number is 703-308-6167. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 703-308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

DWO May 15, 2003